



**MMS – MCD
Application Team**


STM8L Training Slides

Advanced Control And General Purpose Timers

Features overview




- 16-bit Counter
 - Auto Reload
 - Up, down and center-aligned modes
- 4 x 16 High resolution Capture Compare channels
 - Programmable direction of the channel: input/output
 - Output Compare: Toggle, PWM
 - Input Capture
 - PWM Input Capture
- Synchronization between Timers
- Up to 8 interrupts and up to 6 DMA requests
- Motor Control Specific Features
- OC Signal Management
 - Complementary outputs on three channels
 - Dead-time management
 - Repetition Unit
- Encoder Interface
- Embedded Safety features
 - Break sources: BKIN pin / comparator 2 output
 - Lockable unit configuration



Interrupts request sources




- 8 Interrupt request sources mapped on 3 interrupt vectors:
 - Break input
 - Trigger event
 - Update event (overflow, underflow...)
 - Commutation event
 - Capture / compare 1 event
 - Capture / compare 2 event
 - Capture / compare 3 event
 - Capture / compare 4 event



- 6 DMA request sources:
 - Commutation event
 - Capture / Compare 1 event
 - Capture / Compare 2 event
 - Capture / Compare 3 event
 - Capture / Compare 4 event
 - Update event (overflow, underflow...)
- 2 DMA modes:
 - Single mode: single register is transferred to or from a single TIM register
 - Burst mode: block of timer registers is transferred


- There are three counter modes:
 - Up counting mode
 - Down counting mode
 - Center-aligned mode
- When using the Repetition Counter



- The content of the preload register is transferred in the shadow register (depending on the auto-reload preload is enable or not):
 - immediately
 - at each update event (UEV)
- The Update Event is generated:
 - when the counter reaches overflow/underflow
 - when the Repetition counter equals to 0
 - by software by setting the Update Generation bit (UG)
- The Update event UEV requests can be selected as follow:
 - The requests are sent only when the counter reaches the overflow/underflow.
 - The requests are sent when:
 - Counter overflow/underflow
 - Update Generation bit (UG) is set
 - Update event is generated through the clock trigger controller


- Clock can be selected out of 8 sources:

- Internal clock f_{sysclk} provided by the clock controller
- Internal trigger input 1 to 3: ITR0, ITR1 or ITR2
- External Capture Compare pins TI1FP1, TI1F_ED or TI2FP2
- External trigger input ETR:
 - Programmable polarity
 - 4 bits External Trigger Filter
 - Prescaler: Division by 1, 2, 4 or 8



- The Capture Compare Array is composed of:
 - Capture Compare channels
 - Break functionality
- Programmable direction of each channel: input/output use
- Each Channel is composed of:
 - Capture/Compare register
 - Input stage for capture:
 - 4 bits digital filter
 - Edge detector
 - Input Capture prescaler (Capture done at each detected edge, every two edges, every 4 edges or every 8 edges)
 - Output stage for Compare:
 - Output mode controller
 - Dead Time generator


Input Capture Mode




- IC1 and IC2 can be mapped on TI1 and TI2, IC3 and IC4 can be mapped only on TI3.
- 4x16-bit capture compare registers are programmable to be used to latch the value of the counter after a transition detected by the corresponding Input Capture.
- When a capture occurs, the corresponding CCxIF flag is set and an interrupt or a DMA request can be sent if they are enabled.
- Possible set of an over-capture flag If a capture occurs while the CCxIF flag was already high.

PWM Configuration tips:

- IC1 and IC2 must be configured to be connected together to the PWM signal:
- ⇒ IC1 and IC2 are redirected internally to be mapped to the same external pin TI1 or TI2.



- IC1 and IC2 active edges must have opposite polarity.
- IC1 or IC2 is selected as trigger input and the clock/trigger controller is configured in reset mode.




The PWM Input functionality enables the measurement of the period and the pulse width of an external waveform.

Output Compare Mode




- The Output Compare is used to control an output waveform or indicate when a period of time has elapsed.
- When a match is found between the capture/compare register CCR and the counter:
 - The corresponding output pin is assigned to the programmable Mode, it can be:
 - Set
 - Reset
 - Toggle
 - Remain unchanged
 - Set a flag in the interrupt status register
 - Generates an interrupt if the corresponding interrupt mask is set
 - Send a DMA request if the corresponding enable bit is set
- The CCRx registers can be programmed with or without preload registers




- The PWM mode allows to generate:
 - 6 signals for TIM1 (3 independent signals + 3 complementary signals)
 - 1 signal for TIM2
 - 1 signal for TIM3
 - The frequency and the duty cycle determined as follow:
 - One auto-reload register to defined the PWM period.
 - Each PWM channel has a Capture Compare register to define the duty cycle.
- There are two configurable PWM modes:
 - Edge-aligned Mode
 - Center-aligned Mode

Edge-aligned Mode




Center-aligned Mode




- This mode allows the TIM1 to:
 - Output two complementary signals for each three channels.
 - Output three independent signals for each three channels.
 - Manage the dead-time between the switching-off and the switching-on instants of the outputs.
- One reference waveform OCxREF can generate 2 outputs OCx and OCxN for the three channels.
- Full modulation capability (0 and 100% duty cycle), edge or center-aligned patterns.
- Three programmable write protection levels:
 - Level1: Break configuration bits and output idle state 1 bits are locked.
 - Level2: Level1 + capture compare polarities and Off-state selection for run and Idle state are locked.
 - Level3: Level2 + Capture Compare control bits are locked.

Examples of OCx waveform in Complementary PWM mode

Dead-time disabled




Dead-time enabled



Reference waveform OCxREF generates 2 outputs OCx and OCxN for the three channels:


- OCx rising edge is delayed to **reference rising** edge
- OCxN rising edge is delayed to **reference falling** edge

Dead-time is programmable to be adjusted depending on the characteristics of the devices connected to the outputs



- The break can be generated by:
 - The BRK input
 - The comparator 2 output
- When a break occurs:
 - The Main Output Enable bit (MOE) is cleared
 - Each output channel is driven with the level programmed in the OISx bit
 - The break status flag is set
 - An interrupt can be generated if the BIE bit is set.
- Break applications:
 - If the Automatic Output Enable bit (AOE) is set, the MOE bit is automatically set again at the next update event UEV
 - ➡ In this case, it can be used to perform a regulation.
 - If the AOE is reset, the MOE remains low until you write it to '1' again
 - ➡ In this case, it can be used for security and you can connect the break input to an alarm from power drivers, thermal sensors or any security components.

- One Pulse Mode (OPM) is a particular case of the previous modes: Output Compare and Input Capture.
- It allows the counter to be started in response to a stimulus and to generate a pulse with a programmable length after a programmable delay.
- There are two One Pulse Mode waveforms selectable by software:
 - Single Pulse
 - Repetitive Pulse




-
- The diagram illustrates the Trigger Controller system architecture. At the bottom, two input signals, **TI1** and **TI2**, each pass through a small white square buffer. These signals then enter two identical gray rectangular blocks labeled **Polarity Select & Edge Controller**. The outputs of these blocks are routed to a central blue trapezoidal multiplexer. The multiplexer has two inputs from the **Polarity Select & Edge Controller** blocks and one output line that connects to the **Controller** block within the **Trigger Controller**. The **Trigger Controller** is a large green rectangle containing the **Controller** and **Encoder Interface** blocks. The **Encoder Interface** block has two inputs from the multiplexer and one output line that connects back to the **Polarity Select & Edge Controller** blocks.

TIMs Synchronization



- The four Timers are linked together for timer synchronization or chaining.


Timer Link System




Synchronization Mode Configuration



- The Trigger Output can be controlled on:
 - Counter reset
 - Counter enable
 - Update event
 - OC1 / OC1Ref / OC2Ref / OC3Ref
- The slave timer can be controlled in two modes:
 - Triggered mode : only the start of the counter is controlled.
 - Gated Mode: Both start and stop of the counter are controlled.




- Cascade mode:
 - TIM1 used as master timer for TIM2, TIM2 configured as slave for TIM1 and master for TIM3.




Synchronization – Configuration examples (2/3)



- One Master several slaves:
 - TIM1 used as master for TIM2, TIM3 and TIM4.



- Timers and external trigger synchronization
 - TIM1, TIM2 and TIM3 are slaves for an external signal connected to respective Timers inputs.



Timer features comparison



Timer	Counter type	Prescaler	Cap. Comp. Channels	Complem. outputs	Repet. counter	Ext. trigger / break inputs	Interrupt sources	DMA requests
TIM1⁽¹⁾ 16-bit advanced control timer	up/down	from 1 to 65536 (Any integer)	3+1 ⁽²⁾	3	Yes	Yes	Break Trigger Commutation Capture/Compare <i>i</i> Update event	Commutation Capture/Compare / Update event
TIM2 & TIM3 16-bit general purpose timers	up/down	from 1 to 128 (Any power of 2)	2	None	No	Yes	Break Trigger Capture/Compare <i>i</i> Update event	Capture/Compare / Update event
TIM4 8-bit basic timer	Up	from 1 to 32768 (Any power of 2)	0			No	Trigger Update event	Update event

(1) TIM1 is not present in STM8L101xx microcontrollers

(2) There are 4 capture/compare channels implemented but only 3 are connected to I/Os.
The fourth channel can only be used to generate interrupt and DMA request.

- How many timers there is in STM8L15x ?

- Which timer is dedicated to motor control ?

- How many channels there are for each timer ?

- How many synchronization modes there are between timers ?

- How many Interrupts and DMA requests supported by TIMs ?

CONFIDENTIALITY OBLIGATIONS:

THIS DOCUMENT CONTAINS SENSITIVE INFORMATION.

IT IS CLASSIFIED "MICROCONTROLLERS, MEMORIES & SECURE MCUs (MMS) RESTRICTED AND ITS DISTRIBUTION IS SUBMITTED TO ST/MMS AUTHORIZATION

AT ALL TIMES YOU SHOULD COMPLY WITH THE FOLLOWING SECURITY RULES:

- DO NOT COPY OR REPRODUCE ALL OR PART OF THIS DOCUMENT
- KEEP THIS DOCUMENT LOCKED AWAY
- FURTHER COPIES CAN BE PROVIDED ON A "NEED TO KNOW BASIS", PLEASE CONTACT YOUR LOCAL ST SALES OFFICE OR DOCUMENT WRITTER.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics
All other names are the property of their respective owners

© 2015 STMicroelectronics - All Rights Reserved

STMicroelectronics group of companies Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

www.st.com